Tag Archives: DDR5

Perfect Project TinyMiniMicro Pushing a 1L PC as a Server Concept

Post Syndicated from Patrick Kennedy original https://www.servethehome.com/perfect-project-tinyminimicro-pushing-a-1l-pc-as-a-server-concept-intel-hp-sabrent-crucial/

In our Perfect Project TinyMiniMicro build, we show three tiers of upgrades to turn the 1L HP Elite Mini G9 into a super Proxmox VE server

The post Perfect Project TinyMiniMicro Pushing a 1L PC as a Server Concept appeared first on ServeTheHome.

Why 2 DIMMs Per Channel Will Matter Less in Servers

Post Syndicated from Patrick Kennedy original https://www.servethehome.com/why-2-dimms-per-channel-will-matter-less-in-servers/

We go into why 2 DIMMs per channel (2DPC) designs are going to be less common in future server designs due to a number of current constraints

The post Why 2 DIMMs Per Channel Will Matter Less in Servers appeared first on ServeTheHome.

What is a MCR DIMM or Multiplexer Combined Ranks DIMM

Post Syndicated from Patrick Kennedy original https://www.servethehome.com/what-is-a-mcr-dimm-or-multiplexer-combined-ranks-dimm-sk-hynix-micron-samsung-intel-amd-nvidia/

We go into what is a MCR DIMM or Multiplexer Combined Ranks DIMM and why it is important for increasing memory bandwidth in 2025 era servers

The post What is a MCR DIMM or Multiplexer Combined Ranks DIMM appeared first on ServeTheHome.

Memory Bandwidth Per Core and Per Socket for Intel Xeon and AMD EPYC

Post Syndicated from Eric Smith original https://www.servethehome.com/memory-bandwidth-per-core-and-per-socket-for-intel-xeon-and-amd-epyc/

We take a look at the theoretical memory bandwidth per socket and per core over the past decade for Intel Xeon and AMD EPYC to see the trend

The post Memory Bandwidth Per Core and Per Socket for Intel Xeon and AMD EPYC appeared first on ServeTheHome.